Ionizing dose-rate and total dose tests have been performed on the Sperry Rand 256-MNOS (SR 2256) RAM array. Results from these tests have shown that the devices can survive dose-rate levels as high as 1.0 x 1012 Rad(Si)/sec (in a 2 MeV electron-beam environment) with no loss of memory data or permanent degradation in device operation. However, under certain test conditions, the "Read" and "Write" modes of the arrays can be temporarily interrupted. In the Read mode, this interruption can be induced at dose-rate levels of 4 x 108 Rads(Si)/sec and higher if the radiation burst is applied approximately 1 microsecond in time before the start of the "Data Output" signals. In the Write mode, disturb mechanism can be generated in a 2 MeV electron beam at dose-rate levels of 2.4 x 1011 Rad(Si)/sec and higher if the burst is applied at the start of the "Memory Enable" signal. Also, the total dose tests have shown that the memory arrays (while cycling through its operational modes at the maximum rates) can accumulate a total dose of gamma radiation in excess of 1 x 105 Rad(Si) and survive. At reduced cycle rates, the arrays can operate and survive up to 3 x 105 Rad(Si).
Introduction
For several years, the Air Force Weapons Laboratory has been conducting (with Sperry Rand) radiation hardening and reliability work on MNOS memory devices and related circuitry. The objective of the effort has been to optimize radiation hardness levels and electrical characteristics of MNOS memories for possible application in nuclear and space radiation environments. These efforts culminated in the design and fabrication of the Sperry Rand and memory enable (ME)I designed to reduce transient upsets in the Read/Write modes. In the technology tradeoffs, speed was emphasized over power and total dose hardness was emphasized over chip area.
Test Approach
In the flash X-ray or dose-rate tests, there were three objectives. These were: (1) Figure   2 ). The setup illustrated was used for both the doserate and the total dose tests. The figure shows the memory test device in the radiation test cell being electrically exercised from a remote data room by the LSI tester through an "interface board" and line drivers.
The Macrodata provided the control functions, the address generations, the data patterns to the interface board, and the responses to the data returning from the board. for an upset. The recovery time of these initial upsets was one read cycle (the time required to read one word). To generate an error period beyond this time frame (for two read cycles), a dose-rate level of approximately 2 x 1010 Rad(Si)/sec or greater was required. The effect of the Read Cycle Number on the level of the dose-rate upset was determined not to be a factor. That is, the read disturb levels recorded on the first read cycle were about the same as those recorded after 106 read cycles.
A sample of read disturb for one of the arrays is presented in Figure 3 . Shown is the lowest dose-rate value where both of the two logic output levels were upset simultaneously. For dose-rate level of at least 2.4 x 1011 Rad(Si)/sec (in the electron-beam mode) was needed to produce errors in the following read periods. These recorded upsets were labeled as Write Disturbs because the radiation burst was applied during the write period. They were further classified as "conditional" because at no time during the tests dis any false data get written into, or removed from, the memory as a result of the burst. An example of this type of disturb is presented in figure  4 . The results in the figure show that the errors produced in the following read period were the result of a decrease in the peak output voltage levels of the data out signals, and not the result of false data being generated. figure 5 . The figure shows the pre-radiation and postradiation responses of a data output line of one of the memory arrays that survived at the dose-rate level of 1.1 X 1012 Rad(Si)/sec. Other post testing on the same array showed that there was no loss of the pre-radiation memory data or device operation as a result of the burst.
Two other arrays were tested at higher dose-rate levels. One was tested at 1.3 x 1012 Rad(Si)/sec and the other tested at 2.03 x 1012 Rad(Si)/sec. The device tested at the highest level was completely destroyed, and the memory tested at the lower level survived conditionally. Conditional survival means that the memory's electrical timing parameters had to be changed in order for the device to operate properly after the burst. Also, the device that survived conditionally did not loose its memory as a result of the burst.
Total Dose Hardness Test (Co-60): Six of the 15 arrays evaluated, were subjected to total dose Co-60 tests. All six of the devices were selected from different lots, but with similar pre-radiation Read Access Times (approximately 1.0 to 1.2 pSec). Each of the six devices was then irradiated while operating under one of the three test conditions listed in the "Test Approach".
The overall results showed that the three operating test conditions had no apparent effect on the degradation rate of the devices exposed to Co-60 radiation. In all three cases, the rate of increase in the Read Access times was approximately equal. The results also showed that all devices were still functioning (with timing changes in the Clear/Write/Read gating limits) after absorbing 2 x 105 Rad(Si) of total dose. And finally, the results showed that at 3 x 105 Rad(Si), all devices were inoperative, regardless of the cycle time setting. These results are shown in figure 6. Figure 6 shows the Read Access Time degradation versus total dose for three SR 2256 memory arrays tested under the three operating conditions. The results presented are "typical" for all the devices tested. However, in analyzing the data, the Read Access Times plotted in the figure, were measured The above data shows that the SR 2256, when irradiated in Co-60 will "slow down" before failure. A major reason for this slow-down, is indicated in figure   7 . Figure 7 shows the Gate-Threshold-Shifts (as a function of total dose) of three fixed-gate PMOS test transistors incorporated one each on the test arrays presented in figure 6 . The importance of the data in figure 7 is that they show a sample measurement of the relative radiation hardness of the PMOS technology employed in the test array's peripheral circuitry.
More specifically, the curves show that the PMOS test transistors (while under radiation and protected with fixed bias) suffered negative shifts in their gate turn-on-voltages. These shifts continued until levels of -1.5 to -2.0 volts were reached. At these levels, the associated memory arrays were no longer operating properly. That is, the arrays could no longer be cleared, written, or read correctly even though the internal MNOS memory transistors showed no signs of malfunction. The implication of these results is that some of the PMOS transistors within the peripheral circuitry of the array suffered similar gate shifts which resulted in overall slow-down of the total device, and finally failure.
Discussion
As a result of this effort, it was concluded that a radiation hardened LSI MNOS RAM using bulk silicon technology can be built. It was also concluded that there were several areas for potential improvement, mainly, the speed, power and total dose hardness of the peripherals. In the above tests, data taken on the special PMOS test transistors incorporated in each memory chip indicated that the total dose failure was due to radiation induced gate-threshold-shifts in the PMOS peripheral and not the failure of the MNOS memory bits. There was general agreement on this finding, and it was concluded that the problem area was associated with the gate oxide thickness of the PMOS peripherals. It was the opinion of Sperry Rand that the thinner the gate insulator, the smaller the gatethreshold-shift under radiation (Ref 2). In the SR 2256, the thinnest gate that could be used, and still withstand the 30 volt Write voltage was estimated to be 1000 Angstroms. Because of initial yield problems, this minimum thickness was never realized. To enhance the yield, the gate oxide thickness of the SR 2256 peripherals was initially set at 1500 Angstroms. The result was a total dose hardness that was less than optimum. It was felt, that the optimum condition could be obtained through "fine-tuning" of process controls and a reduction of the die size. However, the problem areas of lower power and faster speed still remained. Because of these last two problem areas, the Air Force Weapons Laboratory is now engaged in a joint effort with Sandia Laboratories to develop an improved radiation hardened CMOS process leading to a hardened bulk silicon CMOS/MNOS RAM array. 
